AccANN
★ 22
updated 2y ago
🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
No plain-English explanation yet — one is being written right now. Check back in a minute.