Verilog_tic-tac-toe
Verilog
★ 9
updated 5mo ago
An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win!
No plain-English explanation yet — one is being written right now. Check back in a minute.