axi
SystemVerilog
★ 0
updated 1mo ago
⑂ fork
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
No plain-English explanation yet — one is being written right now. Check back in a minute.