vriscv-cpu
Scala
★ 0
updated 3y ago
5 Stage Pipeline CPU base on RV32I with a few fiexd-length SIMD instructions support
No plain-English explanation yet — one is being written right now. Check back in a minute.