gitmyhub

AccDNN

Verilog ★ 451 updated 6y ago ▣ archived

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

No plain-English explanation yet — one is being written right now. Check back in a minute.