FPGA-Based-RNN-Accelerator-Using-Vivado-HLS

This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code into Hardware Description Languages (HDL).