VGG16_FPGA_Accelerator
C
★ 34
updated 6y ago
A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 16 (fp16).
No plain-English explanation yet — one is being written right now. Check back in a minute.