cod23-grp04
Assembly
★ 15
updated 2y ago
A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered by SpinalHDL and Verilator. Supports running simple OS like uCore. Course project of Computer Organization and Design, Tsinghua University.
No plain-English explanation yet — one is being written right now. Check back in a minute.