veriloglabs

SystemVerilog ★ 29 updated 2y ago

Undergraduate digital circuit laboratory

No plain-English explanation yet — one is being written right now. Check back in a minute.