cvw
SystemVerilog
★ 0
updated 5mo ago
⑂ fork
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
No plain-English explanation yet — one is being written right now. Check back in a minute.