gitmyhub

regio

Python ★ 6 updated 1y ago

Tools for working with FPGA register maps (including code generators for C and SystemVerilog interfaces).

No plain-English explanation yet — one is being written right now. Check back in a minute.