OpenLane
Verilog
★ 1
updated 3y ago
⑂ fork
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
No plain-English explanation yet — one is being written right now. Check back in a minute.