wrapped_hsv_mixer

Verilog ★ 0 updated 4y ago ⑂ fork

Demo project for the Zero to ASIC Course.

No plain-English explanation yet — one is being written right now. Check back in a minute.