gitmyhub

iCE40

Verilog ★ 6 updated 6y ago ⑂ fork

Lattice iCE40 FPGA experiments - Work in progress

No plain-English explanation yet — one is being written right now. Check back in a minute.