MIPS
Verilog
★ 2
updated 6y ago
👨🏻💻 Pipelined MIPS I CPU with 49 instructions & multiplication & direct-mapped cache in Verilog.
No plain-English explanation yet — one is being written right now. Check back in a minute.