kronos
SystemVerilog
★ 0
updated 3y ago
⑂ fork
Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
No plain-English explanation yet — one is being written right now. Check back in a minute.