gitmyhub

sdram-controller

SystemVerilog ★ 12 updated 3y ago

A HDL SDRAM controller designed for retro hardware and FPGAs

No plain-English explanation yet — one is being written right now. Check back in a minute.