synlig

Verilog ★ 234 updated 1y ago

SystemVerilog synthesis tool

No plain-English explanation yet — one is being written right now. Check back in a minute.