gitmyhub

axi-signal-wrapper

Verilog ★ 1 updated 4y ago

A tiny script to wrap the AXI interface module to fit with Vivado Block Design.

No plain-English explanation yet — one is being written right now. Check back in a minute.