PiplineMIPS

Verilog ★ 2 updated 5y ago ⑂ fork

A 5-level pipelined MIPS CPU with branch prediction and great cache.

No plain-English explanation yet — one is being written right now. Check back in a minute.