jtsdram

Verilog ★ 3 updated 4y ago ▣ archived

Checks the sanity of the SDRAM module on MiST and MiSTer systems

No plain-English explanation yet — one is being written right now. Check back in a minute.