RISC-V-TensorCore
★ 3
updated 4y ago
⑂ fork
Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
No plain-English explanation yet — one is being written right now. Check back in a minute.