Tiny-RISCV-CPU
Verilog
★ 3
updated 4y ago
An implementation of RV32I ISA, including a single-cycle version and a pipelined version.
No plain-English explanation yet — one is being written right now. Check back in a minute.