serv

Verilog ★ 1 updated 2y ago ⑂ fork

SERV - The SErial RISC-V CPU

No plain-English explanation yet — one is being written right now. Check back in a minute.

Open on GitHub → Fully explain →