riscv-cheri
Python
★ 112
updated 1d ago
This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
No plain-English explanation yet — one is being written right now. Check back in a minute.