gitmyhub

redip-sid-i2s

Verilog ★ 0 updated 5y ago

Initial bringup experiments for I2S on the redip-sid FPGA board

No plain-English explanation yet — one is being written right now. Check back in a minute.