tbgen
Python
★ 40
updated 8y ago
Generate testbench for your verilog module.
No plain-English explanation yet — one is being written right now. Check back in a minute.
Generate testbench for your verilog module.
No plain-English explanation yet — one is being written right now. Check back in a minute.