gitmyhub

apple-one

Verilog ★ 1 updated 8y ago ⑂ fork

An attempt at a small Verilog implementation of the original Apple 1 on an iCE40 FPGA

No plain-English explanation yet — one is being written right now. Check back in a minute.