terminal

Verilog ★ 2 updated 8y ago

Verilog terminal and Verilator test

No plain-English explanation yet — one is being written right now. Check back in a minute.

Open on GitHub → Fully explain →