VexRiscv

★ 0 updated 4y ago ⑂ fork

A FPGA friendly 32 bit RISC-V CPU implementation

No plain-English explanation yet — one is being written right now. Check back in a minute.